



Leo Lambert Vice President & Technical Director, EPTAC

The Proper Use of The Instructor Guides in Delivering IPC Certification



ABOUT THE PRESENTER

Leo Lambert Vice President & Technical Director, EPTAC

Exact Septac Instructor Guide, What is it?

- Provides
 - Instructions in how to prepare for conducting a class
 - Instructions on how to disseminate the information to the students
 - Provides industry traceable certifications.



ABOUT THE PRESENTER



Useful Purposes

- Used as a guideline to keep instructor on track
- Provides additional information relative to difficult section to ease in the understanding of the concept

Leo Lambert Vice President & Technical Director, EPTAC



ABOUT THE PRESENTER

Leo Lambert Vice President & Technical Director, EPTAC



Useful Purposes

- Maintains a consistency between various instructors, so all information is provided in similar way.
- Consistency in the process, materials and exams



Leo Lambert Vice President & Technical Director, EPTAC Why?

 All IPC programs are certification programs and to verify all the attendees meet the requirements of understanding the documents while certain procedures have to be followed and adhered to allow certifications to be granted



Leo Lambert Vice President & Technical Director, EPTAC



Contents

- Each IG provides the syllabus for the particular course.
 - Daily schedule and hourly material
 - Terminal Objectives
 - Enabling Objectives



Leo Lambert Vice President & Technical Director, EPTAC



Overview of CIS Schedule

IPC J-STD-001E Certified IPC Application Specialist (CIS) Course Overview & Schedule

Module	Hour 1	Hour 2	Hour 3	Hour 4	Lunch	Hour 5	Hour 6	Hour 7	Hour 8
1 Introduction/	Course Overview	General Requirements of J-STD-001 &	General Requirements of J-STD-001 &	Materials, Components &		General Soldering &	Final Exam	Final Exam	
Overview of J-STD-001E	Safety Documents		Applicable Documents	Equipment Requirements		Assembly Requirements			
2 Wires & Terminals	Wire & Terminal Assembly & Soldering	Wire & Terminal Assembly & Soldering	Final Exam	Wire & Terminal Demo/Lab		Wire & Terminal Lab	Wire & Terminal Lab	Wire & Terminal Lab	Optional Make-up Lab
3 Through-Hole Technology	Through Hole Mounting & Terminations	Through Hole Mounting & Terminations	Final Exam	Component Prep/Mounting Demo/Lab		PTH Lab	PTH Lab	PTH Lab	Optional Make-up Lab
4 Surface Mount Technology	Surface Mounting of Components	Surface Mounting of Components	Final Exam	SMT Demo/Lab		SMT Lab	SMT Lab	SMT Lab	Optional Make-up Lab
5 Inspection Methodology	Product Assurance	Theory of Inspection/SPC	Final Exam	Inspection Skills Demo/Lab	Inspec	ion Lab	Inspection Lab	Inspection Lab	Optional Make-up Lab



Leo Lambert Vice President & Technical Director, EPTAC



Overview of CIT Schedule

IPC J-STD-001E Certified IPC Trainer (CIT) Course Overview & Schedule

Hour	Day 1	Day 2	Day 3	Day 4	Day 5	
1	S.1 Introductions/Course Overview/Policy and	S.7 Progress Check &	S.12 Progress Check	S.16 Progress Check & Review 15	S22 Progress Check & Review 19-21	
Procedures		Review 1-6	& Review 8-11	Review 15	S23 Instructor Basics	
	S.1 Continued	S.8 Wire & Terminal	S.13 TH Demo	S.17 SMT Demo	S.24 Comprehensive	
2	S.2 General Requirements of J-STD-001E/Applicable Documents	Assembly/Soldering Requirements	S.14 T-H Lab	S.18 SMT Lab	Review	
35.2	Continued	S.8 Continued	S 14 Continued	S 18 Continued S 25	Tasfaa	
3 5.2	Continued	S.9 Wire & Terminal Demo	5.14 Continued	5.18 Continued 5.25	Testing	
4	S.3 Materials, Components & Equipment Requirements	S.10 Wire/Terminal Lab	S.14 Continued	S.18 Continued	S.25 Continued	
	Lunch Break	Lunch Break	Lunch Break	Lunch Break	Lunch Break	
5	S.4 General Soldering & Assembly Requirements	S.10 Continued	S.14 Continued	S.18 Continued	S.25 Continued	
6	S.4 Continued	S.10 Continued	S.15 Surface Mounting of Components	S.19 Coating and Encapsulation	S.25 Continued	
7	S.5 PCB Requirements	S.11 Through-Hole Mounting and	S 15 Continued	S.20 Rework & Repair	S.26 Administration of the CIS J-STD001E Program	
	S.6 Cleaning Process Requirements	Terminations		S.21 Product Assurance	Graduation	
8	Optional Study Time	Optional Make-up Lab	Optional Make-up Lab	Optional Make-up Lab	Optional Make-up Lab	



Leo Lambert Vice President & Technical Director, EPTAC

Typical Page layout

IPC J-STD-001E TRAINING AND CERTIFICATION PROGRAM LESSON PLAN FOR TRAINING CERTIFIED IPC SPECIALIST (CIS)

Written Exams and Workmanship Grading

The students will be evaluated on their mastery of the J-STD-001E material through tests that include both open-book and closed-book tests for Modules 1, openbook tests for Modules 2-5 and workmanship skills demonstration for Modules 2-4 and inspection skills demonstration for Module 5.

Certification for mandatory Module 1 is granted if both test scores are 70% or above on each exam.

Certification for optional Modules 2-5 is granted if the open book test score for the module is 70% or above.

The minimum acceptable average for the workmanship tests completed is 70%. The assembly actions and soldered connections must meet the requirements of J-STD-001E, Class 3.

Module 1. 20-question closed book & 20-question open book exams Module 2 Wires/Terminals: 20 question open book test + workmanship

Module 3 Through-Hole: 20 question open book test + workmanship

Module 4 SMT: 20 question open book test + workmanship

Module 5 Inspection Skills: 30 question open book test + inspection demonstrations

Evaluations And Expectations

- Module 1

- Prerequisite for all other modules
- Open and Closed Book Examinations
- Minimum score is 70% for each exam
- Modules 2-5
 - Separate and Optional Certifications
 - Open Book Examinations
 - Minimum Score 70%
 - Workmanship Grading Minimum 70%

C 201 D (PC, Bastraditura, R. all regimentation on 018 and C I material Propose leading to Official PC Confidentia

Discuss Testing and Certification, Slide M1.6.

Review testing criteria.

CHANGE OCTOBER 2007

Advise students that satisfactory completion of Module 1-4 authorizes sign-off of Module 5 without lecture or written testing, but the inspection skills measurement projects must still be completed.

© 2010, IPC, Bannockburn, IL All rights reserved. For use only in IPC Training Programs leading to Official IPC Certification M1-8

CIPO.



ABOUT THE PRESENTER

Leo Lambert Vice President & Technical Director, EPTAC



How to Read The IG

- Left column is for instructor reference information
- Right column is for instructor activity
 - It includes the slide which is being shown &
 - Statement which should be discussed with the class
- All the slides come from the appropriate text or specification



Leo Lambert Vice President & Technical Director, EPTAC

eptac Webinarseries

Additional Information

- 001 soldering lab
 - Wires and terminals
 - Plated through hole technology
 - Surface mount technology
- Chapter review questions



Leo Lambert Vice President & Technical Director, EPTAC



Review Questions

IPC J-STD-001E TRAINING AND CERTIFICATION PROGRAM CERTIFIED IPC SPECIALIST (CIS) MODULE 5: REVIEW QUESTIONS

 The SOIC solder connection shown would be considered Clause:Pg 	
2. The alignment of the SOIC in this picture is considered Clause:Pg	<u>50-16</u>



Leo Lambert Vice President & Technical Director, EPTAC



Workmanship Critique Form

IPC J-STD-001E TRAINING AND CERTIFICATION PROGRAM LESSON PLAN FOR TRAINING CERTIFIED IPC SPECIALIST (CIS)

> IPC Certified IPC Specialist (CIS) Terminal Workmanship Critique Form

Item	Qty.	Method	CIT Insp Initia	Photos I and I	
			Workmanship	Inspection	Student Inspection
Stripping of Wires					
20 AWG. Wire	1	Mechanical Stripper	017	D.17	MAS
Defects: Damaged Wire Stra	ands 2045 Student	identified defect. Redo strippin	ng of wires because of bad v	workmanship.	
22 AWG. Wire	1	Thermal Stripper	0.47	DL7	MAS
Defects:					
Tinning of Wires					
20 AWG. Wire	1		027	017	MAS
22 AWG. Wire	1		027	017	MAS
Defects: Improper Tinning D.	27 Student did not	identify. Redo tinning of wire I	because of improper inspec	tion.	
Ferminals				LS PLANE DE MELON	
furret (22 AWG)	1		D47	027	MAS
urret (22 AWG)	1		0.47	D17	MAS
Defects: < 75% Circumferent	tial fillet on a 180°	wrap. 78645 Student incorrectly	identified a defect. D27 Te	rminal was acceptable.	
ifurcated (22 AWG)	1		D17	D17	MAS
lifurcated (22 AWG)	1		017	D.17	MAS
efects: < 100% Circumferen	ntial fillet on a 90°	wrap DL7 Student did not ide	ntify. Redo because of impr	oper solder fillet	
ierced (22 AWG)	1		017	D17	711.45
ierced (22 AWG)	1	and the second s	017	D17	MAS
efects:					
			047	D17	MAS
ook (22 AWG)	1		047	047	murs
ook (22 AWG)	1		017	017	MAS
ook (22 AWG)	1 1 ial fillet on a 180°	wrap. ###5 Student incorrectly	017	017	
ook (22 AWG) ook (22 AWG) efects: < 75% Circumferent ollow Cup (20 AWG)	1 1 ial fillet on a 180°	wrap. %#S Student incorrectly	017	017	



Leo Lambert Vice President & Technical Director, EPTAC



PTH Lab


IPC J-STD-001E TRAINING AND CERTIFICATION PROGRAM LESSON PLAN FOR TRAINING CERTIFIED IPC SPECIALIST (CIS)

Inspection Grading

Scores are not averaged

Through Hole (70%)

Assembly = 65 Opportunities Solder = 65 Opportunities



Inspection Grading

Using the J-STD-001 PCB Kit the normalizing number is as shown. Note: you have both assembly and solder calculations. Each student must have 70% or greater in all areas.

The following are a few grading examples. See Next Page.

Example 1: If a student has a defect (in this case solder) and they identify the defect correctly they would receive a -1 for the defect but 0 for the inspection.

Example 2: If a student has a defect and they do not identify it then they would receive -1 for the defect and -1 for inspection.

Example 3: If a student identifies a defect (either assembly or solder) incorrectly and there is no defect then they receive a -1 on inspection.




Leo Lambert Vice President & Technical Director, EPTAC



SMT Lab

IPC J-STD-001E TRAINING AND CERTIFICATION PROGRAM LESSON PLAN FOR TRAINING CERTIFIED IPC SPECIALIST (CIS)

Inspection Grading



Inspection Grading

Using the J-STD-001 PCB Kit the normalizing number is as shown. Reminder you have both assembly and solder calculations. Each student must have 80% or greater in all areas.

The following are a few grading examples. See Next Page.

Example 1: If a student has a defect (in this case solder) and they identify the defect correctly they would receive a -1 for the defect but 0 for the inspection.

Example 2: If a student has a defect and they do not identify it then they would receive -1 for the defect and -1 for inspection.

Example 3: If a student identifies a defect (either assembly or solder) incorrectly and there is no defect then they receive a -1 on inspection.



Leo Lambert Vice President & Technical Director, EPTAC



Additional Material

J-STD-001, CIT Survival Kit "What every instructor needs to know to conduct effective CIS training" J-STD-001E CIT Survival Kit

What every instructor needs to know to conduct effective CIS training



Leo Lambert Vice President & Technical Director, EPTAC



Content of Survival Kit

Contents

- 1. Obligations of Every Certified IPC Trainer (CIT)
- 2. What You Need to Know About the Instructor Guide
- 3. Preparing for Lecture
- 4. Preparing for Student Labs
- 5. Preparing for Your Demos
- 6. Performing Your Demo
- 7. IPC Help for Instructors and Users
- 8. Conclusion

Appendix A: IPC Professional Training and Certification Policies and Procedures

Appendix B: Instructor Skills Handout

Appendix C: Demo Preparation for J-STD-001 CIS Certification Course



Leo Lambert Vice President & Technical Director, EPTAC



Thank You

Questions?



ABOUT THE PRESENTER

Leo Lambert Vice President & Technical Director, EPTAC



Further Information

Keep looking at our site for future topics of the webinars

For questions regarding this webinar, please contact Leo Lambert at <u>leo@eptac.com</u> or call at 800-643-7822 ext 215

For information on any of EPTAC's or IPC's Certification Courses, please visit our website at <u>http://www.eptac.com</u>