



Leo Lambert Vice President & Technical Director, EPTAC

IPC-6012 or IPC-A-600 Which Standard is Right One For Me



Leo Lambert Vice President & Technical Director, EPTAC



IPC-6012

IPC-6012D 2015 - September

Qualification and Performance Specification for Rigid Printed Boards

Supersedes IPC-6012C April 2010 A standard developed by IPC



Leo Lambert Vice President & Technical Director, EPTAC



IPC-6012

Scope: This specification establishes and defines the qualification and performance requirements for the fabrication of rigid printed boards.

Purpose: The requirements apply to the following Technologies:

- Single side,
- Multilayer boards
- Active/passive embedded circuitry printed boards
- Metal core printed boards



Leo Lambert Vice President & Technical Director, EPTAC



IPC-A-600





Leo Lambert Vice President & Technical Director, EPTAC

IPC-A-600

SCOPE

• This document describes the target, acceptable, and nonconforming conditions that are either externally or internally observable on printed boards. It represents the visual interpretation of minimum requirements set forth in various printed board specifications, e.g.; IPC-6010 series, J-STD-003, etc.



Leo Lambert Vice President & Technical Director, EPTAC

IPC-A-600

PURPOSE

• The visual illustrations in this document portray specific criteria of the requirements of current IPC specifications. In order to properly apply and use the content of this document, the printed board should comply with the design requirements of the applicable IPC-2220 series document and the performance requirements of the applicable IPC-6010 series document. In the event the printed board does not comply with these or equivalent requirements, then the acceptance criteria should be as agreed between user and supplier (AABUS).



ABOUT THE PRESENTER



6012 and 600

- The differences:
- The 6012 is the specification and 600 is the visual representation of the 6012 document and they work hand in hand.



Leo Lambert Vice President & Technical Director, EPTAC



6012 and 600

- **6012** is based on Performance Specifications and defines what information should be added to contractual agreements and contracts.
- Also defines Default requirements in the specific information if not in the contractual agreement
- Defines contamination requirements for solder bath system used for hot air leveling systems
- Provides the definitions used in the 600 for the CIS and CIT programs.



Leo Lambert Vice President & Technical Director, EPTAC



6012 and 600

Table 3-3 Final Finish and Coating Requirements

| Code | Finish | Thickness | Applicable Acceptability Specification | Marking Code ¹ |
|------|---|------------------------------------|---|------------------------------|
| S | Solder Coating over Bare Copper | Coverage & Solderable ² | J-STD-003 J-STD-006 | b0 |
| b1 | Lead-Free Solder Coating over Bare Copper | Coverage & Solderable ² | J-STD-003 J-STD-006 | D1 |
| Т | Electrodeposited Tin-Lead (fused) - minimum | Coverage & Solderable ² | J-STD-003 | b0 |
| Х | Either Type S or T | | b0 | 9 9 5 8 |
| TLU | Electrodeposited TIn-Lead Unfused - minimum | 8.0 µm [315 µin] | J-STD-003 | b0 |
| | | | 1 | |



ABOUT THE PRESENTER



6012 and 600

- Document also covers internal multilayer construction and restrictions and such
 - Whole table 3-9 dedicated to Minimum Annular ring.

| Characteristic | Class 1 | Class 2 | Class 3 |
|----------------|--|---|---|
| | Not greater than 180° breakout | Not greater than 90° breakout of hole from land when visually assessed. | The minimum annular ring shall be 50 µm (1,969 µin). |
| EXTERNAL PTHS | ERNAL PTHs Not greater than 180° breakout of hole from land when visually assessed. The land/conductor junction shall not be reduced below the allowable width reduction in 3.5.3.1. | The land/conductor junction shall not be reduced below the allowable width reduction in 3.5.3.1. The conductor junction should never be less than 50 µm [1,969 µln] or the minimum line width, whichever is smaller. | The minimum external annula ring may have 20% reduction of the minimum annular ring in isolated areas due to defects such as pits, dents, nicks, pinholes, or splay in the annular ring of isolated areas. |



ABOUT THE PRESENTER



3.6 Structural integrity

• This is one of the most important section of the 6012 document as it covers everything related to the fabrication of the physical board itself.



ABOUT THE PRESENTER



6012 and 600

- The 6012 Document also defines 3.6 Structural Integrity requirements for the boards;
 - After stress testing Plated Hole Integrity after Stress
 - Delamination
 - Hole breakout
 - Plating thickness
 - Copper wrap plating
- This is based upon the use of coupons and all properties and requirements **shall** be performed on the thermally stressed test coupon or printed board and all requirement **shall** be met.





Leo Lambert Vice President & Technical Director, EPTAC



Plated Hole Integrity After Stress

Table 3-10 Plated Hole Integrity After Stress

| Property | Class 1 | Class 2 | Class 3 | |
|--|---|---|--|--|
| Copper plating voids ² | Three voids allowed per hole. Voids in the same plane are not allowed. No void shall be longer than 5% of printed board thickness. No circumferential voids greater than 90° allowed. | One void allowed per specimen provided the additional microsection criteria of 3.6.2.2 are met. | | |
| Plating folds/inclusions | The minimum copper thickn etchback, measurements s etchback results in folds in the requirements as measured The negative etch | ess in Table 3-4 through Table 3- hould follow the topography of the copper plating, the copper thick from the face of the internal layer back limits shall be in accordance | 6 shall be met. For positive e dielectric. When negative ness shall meet the minimum as depicted in Figure 3-12. e with Figure 3-16. | |
| Burrs and nodules ² | Allowed if minimum hole diameter is met. | | | |
| Glass fiber protrusion ² | | Allowed. See 3.6.2.11. | | |
| Dielectric Removal (see Figure 3-15) | 125 µm [4,921 µin] maximum wicking allowance plus maximum etchback or smear removal allowance | 100 µm [3,937 µin] maximum wicking allowance plus maximum etchback or smear removal allowance | 80 µm [3,150 µin] maximum wicking allowance plus maximum etchback or smear removal allowance | |
| Innerlayer inclusions (inclusions at the interface between internal lands and through hole plating) | Allowed on only one side of hole wall at each land location on 20% of each available land. | None allowed. | | |
| Internal foil cracks ¹ | "C" cracks allowed on only one side of hole provided it does not extend through foil thickness. | None allowed. | | |



Leo Lambert Vice President & Technical Director, EPTAC



Figure 3-23 Wrap Copper in Type 4 Printed Board (Acceptable) Note 1. Material Fill. Note 2. Resin Fill.



Figure 3-24| Wrap Copper Removed by Excessive Sanding/Planarization/Etching (Not Acceptable) Note 1. Material Fill. Note 2. Resin Fill.

Note 3. Dimension lines and arrows indicate where wrap copper has been removed.

IPC-6012D-3-23



Leo Lambert Vice President & Technical Director, EPTAC Note 1: Does not apply to copper filled microvias.



Figure 3-25 Copper Cap Thickness



Table 3-11 Cap Plating Requirements for Filled Holes

| | Class 1 | Class 2 | Class 3 |
|---|---------|--------------------|-------------------|
| Copper Cap – Minimum Thickness | AABUS | 5 µm [197 µin] | 12 µm [472 µin] |
| Filled via Depression (Dimple) - Maximum ¹ | AABUS | 127 µm [5,000 µin] | 76 µm [2,992 µin] |
| Filled Via Protrusion (Bump) - Maximum ¹ | AABUS | 50 µm [1,970 µin] | 50 µm [1,970 µin] |



Figure 3-26 Copper Cap Filled Via Height (Bump)



Leo Lambert Vice President & Technical Director, EPTAC

Normaniferration - Class 3, 5, 4 • Calable What do not frield at second states No more than the volue in any table
Not more than table to be reader and wold:
Not more than table to be reader and wold:
Not more than table to be reader and the reader Něj vod le nal mne tran 10% of ne toe andré Něj vod le nal mne tran 10% of ne toe anterance.



2.6 HOLES - PLATED-THROUGH - GENERAL

2.5.6 Cap Plating of Filled Holes - (Visual)

- Target Condition Glass 3, 2, 1
- · Copper surface is planar with no indication of cap plating.





Acceptable - Class 3, 2, 1

- . When cap plating of the filled via is specified on the procurement documentation, the requirements of 2.7.1.1, 2.7.1.2, 2.7.1.3 and the requirements of the applicable performance specification for reclargular and round surface mount pads shall apply.
- . No plating voids apposing the tosin fill atea, unless covored by solder mask.
- Msually discorrable problesions (bumps) and/or depressions (dripled) that most the trilegity requirements of the appli-cable performance specification.

Figure 256b



Figure 256c



ABOUT THE PRESENTER

3.3.18 Copper Wrap Plating (cont.)

Nonconforming - Class 3, 2, 1 • Defects either do not meet or exceed above orienta.





Figure 3318f





Target Condition - Glass 3, 2, 1 • Copper Blad microvics completely filed with copper with no volds.

Nonconforming - Class 3, 2, 4 • Delacts other do not meat or exceed above oritaria.



Figure 3320e



ABOUT THE PRESENTER



Figure 3-29 Example of Acceptable Voiding in a Cap Plated, Copper Filled Microvia Note 1: Copper cap plating, if specified. Note 2: Void/Cavity.





Figure 3-30 Example of Acceptable Volding in a Copper Filled Microvia without Cap Plating Note 1: Vold/Cavity.



Figure 3-31 Example of Nonconforming Void in a Cap Plated, Copper Filled Microvia Note 1: Copper cap plating, if specified. Note 2: Void/Cavity.



Figure 3-32 Example of Nonconforming Void in a Copper Filled Microvia Note 1: Vold/Cavity.



Leo Lambert Vice President & Technical Director, EPTAC



6012

- 3.7 Solder Mask Requirements Minor changes,
 - Solder mask coverage on round and square smt pads
 - Cure and adhesion



Leo Lambert Vice President & Technical Director, EPTAC



6012 Critical Tables

Table 4-1 Qualification Test Coupons

| Test | Type 1 | Types 2,3,5 | Types 4, 6 | Printed Board ^a |
|--|--------------------------|--------------------------------|--|----------------------------|
| Visual ¹ | All | All | All | x |
| Solderability Surface ¹ Hole ¹ | M2, M5 | S1,S6 | S1,S6 | 2 |
| Dimensional ¹ | All | All | All | х |
| Physical Plating Adhesion ¹ Bond Strength | N1, N4, N5 A2, A3, A6 | N1, N4, N5 | N1, N4, N5 | 2 |
| Construction Integrity PTH Prior to Stress Additional Dimensions | 2 | A1, A4, A5 A1, A4, A5 | Design Requirement Design Requirement | ž |
| PTH After Stress Thermal Stress Horizontal micro (Metal Core) Rework Simulation | | A1, A4, A5 B4, B5 B3, B6 | Design Requirement A1, B4, B5 Design Requirement | 10151 |



Acceptance Testing and Frequency

Table 4-3 Acceptance Testing and Frequency

Test Frequency Sample Test Coupon Regulrement By Printed and Method Printed Class 1¹ Class 21 Class 31 Inspection Section Board Board Remarks Vertflable certificate of Material 3.2.1-3.2.14 Manufacturer's Certification compliance or SPC program Visual Edges of Per Printed X 3.3.1 Sample (4.0) Sample (2.5) Sample (2.5) Printed Board Board Laminate Per Printed 3.3.2 X Sample (4.0) Sample (2.5) Sample (2.5) Imperfections Board Plating and Per Printed Coating Volds X 3.3.3 Sample (1.0) Sample (4.0) Sample (2.5) Board In the Hole Per Printed 3.3.4 X Lifted lands Sample (6.5) Sample (4.0) Sample (4.0) Board Coupons Marking and Per Printed and 3.3.5 X Sample (6.5) Sample (4.0) Sample (4.0) traceability Printed Board Board

ABOUT THE PRESENTE

Leo Lambert Vice President & Technical Director, EPTAC



Leo Lambert Vice President & Technical Director, EPTAC



Appendix A

APPENDIX A

Appendix A presents the performance requirements of IPC-6012D in an abbreviated form and alphabetical order. Special conditions, lengthy requirements, and tutorial information may be shortened or partially omitted in this appendix. See the referenced paragraph in this appendix for the full specification requirements.

| Characteristic | Requirements | | | |
|--|--|--|--|--------------------------|
| Inspection | Class 1 | Class 2 | Class 3 | Paragraph |
| Etched Annular Ring (External PTHs) | Not greater than 180° breakout of hole from land when visually assessed. | Not greater than 90° breakout of hole from land when visually assessed. | The minimum annular ring shall be 50 µm (1,969 µin). | 3.4.2 and Table 3-9 |
| Etched Annular Ring (External Unsupported Holes) | Not greater than 90° breakout of hole from land when visually assessed. | | The minimum annular ring shall be 150 µm (5,906 µin). | 3.4.2 and Table 3-9 |
| Etched Annular Ring | Hole breakout is allowed provided the land/conductor junction is not reduced below the allowable width reduction in 3.5.3.1. | 90° hole breakout is allowed provided the land/conductor junction is not reduced below the allowable width reduction in 3.5.3.1. | The minimum internal | 3.6.2.9 and Table 3-9 |
| (Internal PTHs) | For Class 1 and Class 2 p If modified land shapes su have been employed. For 0 if filieting or keyholing have the minimum annular ring | roduct, breakout is allowed ch as filleting or "keyholing" Class 1 and Class 2 product, not been employed on lands, shall be 25 µm [984 µln]. | 25 µm (984 µin). | |
| | | Not greater than 90° breakout of hole from land when visually assessed. | | |
| Etched Annular Ring (Microvia Capture Land) | The land/conductor junction shall not be reduced below the allowable width reduction in 3.5.3.1. | The land/conductor junction shall not be reduced below the allowable width reduction in 3.5.3.1. The conductor junction should never be less than 50 µm [1,969 µin] or the minimum line width, whichever is smaller. | There shall be no evidence of breakout. | 3.4.2 and Table 3-9 |



ABOUT THE PRESENTER



IPC-A-600

- Provided more information on haloing, definition and pictures
- Minor changes were made in Crazing, Delamination and Foreign Inclusions



Leo Lambert Vice President & Technical Director, EPTAC

eptac webinarseries

Section 2.10.3

• Illustration started using teardrop pads to help with issues in the land to conductor junction area.

2.10.3 External Annular Ring – Supported Holes and Microvia Capture Land (cont.)



Figure 2103d Note 1: 90° Breakout or less Note 2: 180° Breakout or less Note 3: Conductor junction reduction not more than 20% Note 4: Conductor junction reduction not more than 30%

Acceptable - Class 2

90° breakout or less (see item 1 in Figure 2103d).

 Breakout at the conductor to land junction area does not reduce the junction more than 20% of the minimum conductor width specified on the engineering drawing or the production master nominal. The conductor junction is not less than 0.050 mm [0.0020 in] or the minimum line width, whichever is smaller (see item 3 in Figure 2103d).

· Minimum lateral spacing is maintained.

Acceptable - Class 1

- 180° breakout or less (see item 2 in Figure 2103d).
- Breakout at the conductor to land junction area does not reduce the junction more than 30% of the minimum conductor width specified on the engineering drawing or the production master nominal (see item 4 in Figure 2103d).
- · Form, fit and function are not affected.
- Minimum lateral spacing is maintained.



ABOUT THE PRESENTER



Section 3.1.1

3.1.1 Laminate Voids/Cracks (Outside Thermal Zone)



Figure 311a

- Note 1: Thermal zones are defined by a 0.08 mm [0.0031 in] perimeter around the entirety of each via or through-hole structure (including internal and external lands). For lands that are increased in size to accommodate an offset (staggered) structure, the thermal zone is governed by the offset (staggered) structure.
- Note 2: Laminate voids and cracks fully encapsulated within thermal zones are not evaluated on specimens which have been exposed to thermal stress or rework simulation.
- Note 3: Delamination/Blistering is evaluated regardless of whether any portion of the anomaly is within or without a thermal zone.
- Note 4: Laminate voids and cracks resulting from sample removal that are limited to the edges of the sample (at either end of the microsection specimen) are not evaluated on specimens which have been exposed to thermal stress or rework simulation.



ABOUT THE PRESENTER



Section 3.1.5.1

Updated the criteria for etchback and wicking in combination



Acceptable - Class 3, 2, 1

- Etchback between 5 µm [197 µin] and 80 µm [3,150 µin].
- The combination of dielectric removal from etchback plus wicking allowance (wicking and random tears or drill gouges resulting from hole formation and/or hole cleaning) does not exceed the sum of the maximum allowable etchback removal and the maximum allowable wicking limits of 3.3.4. In no case can the individual maximum conditions of wicking or etchback be exceeded.
- Shadowing is permitted on one side only of each land.



Leo Lambert Vice President & Technical Director, EPTAC



3.3.3 Plating Folds/ **Inclusions**

3.3.3 Plating Folds/Inclusions

Measurement points for plating folds/inclusions are shown in Figure 333a.



Figure 333a

Note 1: Minimum copper plate measurement point. Plating tolds that are not enclosed and where the minimum copper plate thickness in IPC-6010 performance series specifications is met are acceptable. Note 2: Enclosed plating tolds (inclusions) with demarcation line visible.

- Measure and accept per Note 1. Note 3: Enclosed plating fold with no visible demarcation line. The thickness
- massurement A+B shall comply with the minimum copper plate thickness in the IPC-6010 performance series. Note 4: Minimum copper plate measurement point for negative elchback.



Leo Lambert Vice President & Technical Director, EPTAC



3.3.12 Annular Ring – Internal Layers

3.3.12 Annular Ring – Internal Layers (cont.)

Figure 3312b

All holes accurately registed in the center of the lands.

• Annular ring measures 25 µm [984 µin] or more.

Target Condition - Class 3, 2, 1

3.3.12 Annular Ring - Internal Layers (cont.)

Nonconforming - Class 3, 2, 1

· Defects either do not meet or exceed above criteria.



Figure 3312e



Figure 3312f

Figure 3312c



Figure 3312d

Acceptable - Class 2

Acceptable - Class 3

 90° hole breakout is allowed provided the land/conductor junction is not reduced below the allowable width reduction in 2.10.11, modified land strapes such as fileling or keyholing have been employed and minimum lateral spacing is maintained.

 Annular ring measures 25 µm (984 µin) or more if modified land shapes such as filleting or keyholing have not been employed on lands.

Acceptable - Class 1

 Hole breakout is allowed provided the land/conductor junclion is not reduced below the allowable width roduction in 2,10,11,1, modified land sheps such as fileding or keyholing have been employed and minimum lateral specing is maintained.

 Annular ring measures 25 µm (984 µin) or more if modified land shapes such as filleting or keyholing have not been employed on lands.



Leo Lambert Vice President & Technical Director, EPTAC



3.3.20 Plated Copper Filled Microvias (Blind and Buried)

3.3.20 Plated Copper Filled Microvias (Blind and Buried)

Requirements for protrusions (bumps) or depressions (dimples) in blind copper filled microvias shall be AABUS. There are no protrusion or depression requirements for buried copper filled microvias.

Copper filled microvias are exempt from copper wrap requirements when overplated with 5 µm [0.0002 in] minimum copper thickness as shown in Figure 3320a below. Separation of the overplate to underlying plating and copper fill **shall not** be acceptable.



Figure 3320a Note: Example of exemption from copper wrap requirements with 5 µm [0.0002 in] copper over plate.



Figure 3320k

Target Condition - Class 3, 2, 1 • Copper filled microvias completely filled with copper with no

voids.



Leo Lambert Vice President & Technical Director, EPTAC

Section 4 Flexible and Rigid-Flex Boards

- Some of the sections were rewritten:
- 4.1.5, Stiffener Bonding
- 4.1.8.1, Flex Boards
- 4.1.8.2, Rigid-flex Boards
- 5.1, Solderability Testing



ABOUT THE PRESENTER



Which One to Choose

- If you are getting boards fabricated and creating the design, IPC-6012 is the spec.
- If you are inspecting boards as they come into your facility for assembly, then IPC-A-600 is the spec.







Leo Lambert Vice President & Technical Director, EPTAC



Leo Lambert Vice President & Technical Director, EPTAC



Thank You



Leo Lambert Vice President & Technical Director, EPTAC

Further Information

For questions regarding this webinar, please contact Leo Lambert at <u>leo@eptac.com</u>

For information on any of EPTAC's or IPC's Certification Courses, please visit our website at <u>http://www.eptac.com</u>